

N CHANNEL ENHANCEMENT MODE POWER MOSFET

 Lead Free Package and Finish

Description:


RS60N35D Series are from Advanced Power innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance . it provides the designer with an extreme efficient device for use in a wide range of power applications

The TO-252 package is widely preferred for all commercial industrial surface mount applications using infrared reflow technique and suited for high current application due to the low connection resistance

Features:


- Lower On-resistance
- Simple Drive Requirement
- Fast Switching Characteristic
- RoHS Compliant

ID	R _{DS(ON)} (Max)	V _{DSS}
35A	20mΩ	60V



TO-252

Not to Scale



Ordering Information:

Part Number	Package	Marking
RS60N35D	TO-252	RS60N35D

Not to Scale

Absolute Maximum Ratings Tc=25°C unless otherwise specified

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	60	V
V _{GS}	Gate-Source Voltage	±20	A
I _D @ T _c =25°C	Drain Current	35	
I _D @ T _c =100°C	Drain Current,V _{GS} @10V	24	
I _{DM}	Pulsed Drain Current (Note*1)	140	
P _D @ T _c =25°C	Total Power Dissipation	43	W
E _{as}	Single pulse avalanche energy (Note*4)	260	mJ
T _L TPKG	Maximum Temperature for Soldering	300 260	°C
	Leads at 0.063in(1.6mm)from Case for 10 seconds		
	Package Body for 10 seconds		
T _J and T _{STG}	Operating Junction and Storage Temperature Range	-55 to 175	

Caution:Stresses greater than those listed in the“Absolute Maximum Ratings”Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	Value	Units
R _{thj-c}	Maximum Thermal Resistance,Junction-case	2.9	°C/W
R _{thj-a}	Maximum Thermal Resistance,Junction-ambient ³	62.5	°C/W

Electrical Characteristics @T_J=25°C (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BVDSS	Drain-source Breakdown Voltage	60	--	--	V	V _{GS} =0V, I _D =250μA
IDSS	Drain-Source Leakage Current	--	--	10	μA	V _D =60V, V _{GS} =0V
IGSS	Gate-Source Forward Leakage	--	--	100	nA	V _{GS} =+20V V _D =0V
	Gate-Source Reverse Leakage	--	--	-100		V _{GS} =-20V V _D =0V
g _{fs}	Forward Transconductance	--	18	--	S	I _D =15A V _D =10V

ON Characteristics (Note*3) T_J=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
RDS(on)	Static Drain-Source On-Resistance	--	16	20	mΩ	V _{GS} =10V, I _D =20A
VGS(TH)	Gate Threshold Voltage	1.4	1.7	2.5	V	V _{GS} =V _D , I _D =250μA

Resistive Switching Characteristics (Note*4) Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
td(on)	Turn-on Delay Time	--	7.2	--	nS	V _D =30V I _D =20A R _g =3.3Ω V _{gs} =10V
trise	Rise Time	--	10.8	--		
td(off)	Turn-OFF Delay Time	--	22	--		
tfall	Fall Time	--	4.7	--		

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
Ciss	Input Capacitance	--	1964	--	pF	V _{GS} =0V V _D =30V f=1.0MHz
Coss	Output Capacitance	--	100	--		
Crss	Reverse Transfer Capacitance	--	85	--		
Qg	Total Gate Charge	--	32	--	nC	V _D =48V I _D =20A V _{GS} =10V
Qgs	Gate-Source Charge	--	4.2	--		
Qgd	Gate-Drain("Miller") Charge	--	12	--		

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
VSD	Diode Forward Voltage (Note*3)	--	--	1.2	V	IS=15A, VGS=0V
ISD	Diode Forward Current (Note*2)			35	A	
trr	Reverse Recovery Time	--	27	--	nS	VGS=0V
Qrr	Reverse Recovery Charge	--	38	--	nC	IS=15A, di/dt=100A/μs

Notes:

- *1. Pulse width limited by max.junction temperature
- *2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
- *3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
- *4. EAS condition : $T_j=25$, $V_{DD}=30V$, $V_G=10V$, $L=0.5mH$, $R_g=25\Omega$

Typical Feature curve




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV_{DSS} vs Junction Temperature




Figure 10 V_{GS(th)} vs Junction Temperature






Figure 11 Normalized Maximum Transient Thermal Impedance

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit




3) Switch Time Test Circuit



Package Outline: TO-252

Unit:mm



Note: The location is divided into top pinhole with no top pinhole two conditions

TO-252 FOOTPRINT :

